Abstract-This paper presents lumped dual-frequency impedance transformers for frequency-dependent complex loads.
INTRODUCTION
Impedance transformers are basic building blocks for microwave components such as power amplifiers, power dividers, antennas. Recently as dual-band microwave components are becoming a trend [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] , the demand for dual-frequency impedance transformers has been increasing. Dual-frequency impedance matching were firstly realized between real impedances [17, 18] . In [17] two sections of transmission line of same length are cascaded to realize a dual-frequency transformer between real impedance load and real impedance source. L-shaped network containing a transmission line and a shunt stub can also realize the same function [18] . As it is usually demanded to realize impedance matching from complex loads (such as the input or output impedance of a power amplifier) to a real-impedance source new techniques are proposed [19] [20] [21] [22] . In [19] two unequal transmission line sections are cascaded to realize dual-frequency impedance matching for a frequency-independent complex load. As to frequency-dependent complex loads, a three-section impedance transformer is proposed in [20] to realize dual-frequency impedance matching. As an alternative of [20] , two sections of transmission lines and a two-section shunt stub are cascaded to form a dual-frequency impedance transformer at the expense of big dimension [21] . A T-shaped network is also introduced for dual-frequency matching for complex loads [22] . In a more general problem, [23] discusses the situation in which both the source and the load are complex and frequency dependent in impedance, and a circuit containing four sections of transmission lines is adopted. The above distributive impedance transformers are always bulky especially when the operating frequencies are below several GHzs, so some lumped and hybrid types of dual-frequency transformers are also developed for decreasing the dimensions [24, 25] . In [24] singleband impedance transformers which are constructed by transmission lines and lumped tanks are cascaded to form multi-band transformers. A frequency mapping technique is adopted in [25] to synthesis a dual-frequency transformer which is realized with lumped elements, but the technique is only limited to conduct impedance matching between real impedances. In this paper, traditional L type impedance transformers are extended while lumped circuit blocks are used to realize frequency-dependent reactances and admittances. According to the dual-frequency allocation of a complex load in Smith chart, three types of topologies are presented. The new impedance transformers contain limited number of lumped elements and are much compacter than transformers constructed by transmission lines.
THEORY

Topologies and Matching Processes
Figure 1(a) and Fig. 1(b) are two L-network impedance transformers (type I and type II) which were commonly used for single-frequency impedance matching in the past. Type-I L-network is suitable for impedance matching of a complex load which is located outside the 1 + jx circle (unit resistance circle) while type-II L-network is for a complex impedance located outside the 1 + jb circle (unit conductance circle).
If the normalized impedances (referring to matched impedance Z 0 ) of a frequency-dependent load at two specified frequencies (f 1 and f 2 ) are: z l (f n ) = z ln (n = 1, 2), then three cases can be classified: A), z l1 and z l2 are both located outside the 1 + jx circle; B), z l1 and z l2 are both outside of the 1 + jb circle; C), z l1 and z l2 are located within the 1 + jb and the 1 + jx circle, respectively. It should be noted that it can be classified into either case A or case B when z l1 and z l2 are Case A: Each of z l1 and z l2 can separately get matched via a type-I L-Network with certain values of jb p and jx s , thus they can share one type-I L-network provided that the jb p and jx s blocks can afford required susceptances and reactances at f 1 and f 2 , respectively. We can see the matching processes in the Smith chart of Fig. 1(a) . Here L 1 and L 2 are the positions of the complex impedances at f 1 and f 2 . By serially connecting the jx s block, the input impedances at the two frequencies run from L 1 and L 2 to A 1 and A 2 via resistance circles. Here A 1 and A 2 are required to be located on the 1 + jb circle. The values of x s are given as below:
Here r ln and x ln are the real and imaginary parts of z ln . By parallel connecting the shunt admittance of jb p , the impedances run on the 1 + jb circle and reach the matching point O respectively. The values of b p are:
Case B: If z l1 and z l2 are both outside of the 1 + jb circle, they can share one type-II L-network and concurrently get matched if the serial and shunt circuit blocks have needed reactances and suceptances at the two frequencies. As shown in the Smith chart of Fig. 1(b) , the input impedances start from L 1 and L 2 and reach B 1 and B 2 via conductance circles. Here B 1 and B 2 are located on the 1 + jx circle. This is realized by parallel connecting a jb p block whose susceptances at the two frequencies are:
Here g ln and b ln are the real and imaginary parts of the complex admittances of the load. Then by serially connecting a jx s block, the imaginary part of z in1 is compensated at both the two frequencies resulting in matched input impedance z in . As a corresponding process in the Smith chart, the impedances go from B 1 and B 2 and arrive at the matching point O respectively. The formula of the serial reactances are as below:
Case C: If z l1 and z l2 are located within 1 + jb circle and 1 + jx circle respectively, z l1 can get matched using a type-II L-network and z l2 can be matched by a type-II L-network, but they can not share the same Lnetwork. For the purpose of dual-frequency impedance matching, the first step is to convert case C to case A or B. As shown in Fig. 1 (c), the load is firstly parallel connected with a susceptance jb p1 under the constraint condition that b p1 (f 1 ) = 0, thus the input impedance at f 1 keeps unchanged in the Smith chart while the input impedance at f 2 runs on a conductance circle and reaches L 2 which is on the vertical axe (the real part of reflection coefficient is zero), being outside of the 1 + jx circle. After this we can follow the same matching procedure as case A. We give the needed susceptance at f 2 as:
Lumped Blocks for Dual-frequency Susceptances and Reactances
An important task in realizing the dual-frequency impedance transformers of Fig. 1 is to construct lumped blocks which afford the needed values of susceptances or reactances at two specified frequencies.
To realize various two-frequency susceptances, four types of lumped circuit blocks as shown in Fig. 2 can be adopted. The susceptance of a parallel LC block in Fig. 2(a) is monotone increasing thus suitable for the case that b p (f 2 ) is greater than b p (f 1 ). Serial LC block as shown in Fig. 2(b) is suitable for the case that b p (f 1 ) is positive and b p (f 2 ) is negative For the case that 0
, an inductor should be parallel connected to a serial LC resonator as shown in Fig. 2(c) . On the contrary, if we need
we need to parallel connect a capacitor with the serial LC resonator, as shown in Fig. 2(d) .
Based on the needed values of susceptances at two frequencies we can have two equations with two or three unknowns. For the cases of Fig. 2(a) and Fig. 2(b) , the element values can be directly solved. For the other two cases, we should select the value of one element and the other two unknowns can be solved then.
As to the serial reactances, we also have four types of circuit blocks as shown in Fig. 4 . We choose the suitable serial circuit blocks according to the needed values of x s (f 1 ) and x s (f 2 ).
The normalized impedance of the load is given in Equation (6). Fig. 4(b) gives the plots of the real parts of the input impedance and admittance.
Here Z 0 is matched impedance 50 Ω.
Design Examples for Case A
As can be observed in Fig. 4(b) , the real part of z l is below unit line within the frequency range of 1.35 ∼ 4 GHz, meaning the complex load is outside of the 1 + jx circle in Smith chart. Type-I topology is suitable for dual-frequency impedance matching if f 1 and f 2 are in this frequency range. For example if f 1 = 1.6 GHz and f 2 = 3.5 GHz, Figure 3 . Dual-frequency reactance circuits. (a)
we have normalized input impedances and admittances as:
Step 1:
According to Equation (1) we get the reactances of the jx s block: 
3.1.2.
Step 2:
By using Equation (2) we get the sucepatances of the jb p block as:
According to Fig. 2 and Fig. 3 , both the jx s block and jb p block can be realized with a parallel LC circuit thus we get the circuit of the impedance transformer as shown in Fig. 5 .
The values of C p1 and L p1 can be achieved by solving the following two equations:
We get: C p1 = 1.7556 pF; L p1 = 2.6345 nH. Similarly we get: C p2 = 2.0557 pF; L p2 = 9.5136 nH. With the same circuit topology, we have designed two other dualfrequency transformers which have different matching frequencies and the data of all the three designs are listed in Table 1 . Table 1 . Design data of dual-frequency impedance transformers (Case A). The s 11 plots of the three impedance transformers are compared in Fig. 6 . For each design, perfect matching is achieved at the specified two frequencies with 15 dB matching bandwiths of several hundreds MHzs. S 11 plots of designed dual-frequency impedance transformers (Case A).
Design Examples for Case B
The real part of normalized admittance is below unit line within the frequency range of DC-1.7 GHz, so the topology of Fig. 1(b) can be used for dual-frequency impedance matching when f 1 and f 2 are within this range.
3.2.1.
If we choose f 1 = 0.4 GHz and f 2 = 0.8 GHz the susceptances of the jb p block can be achieved using Equation (3): Then from Equation (4) we get the reactances of the jx s block at f 1 and f 2 :
x s (f 1 ) = −1.6635 and x s (f 2 ) = 1.4548
The jx s block can be realized with a serial LC circuit whose element values are solved from the equations:
We get C s = 2.4963 pF and L s = 30.326 nH. The circuit of the designed transformer is then shown in Fig. 7 .
We list in Table 2 the data of three similar designs with different ratios between f 1 and f 2 . They share the same circuit topology as shown in Fig. 7. Fig. 8 gives the compared S 11 plots of the three Table 2 . Design data of dual-frequency impedance transformers (Case B). 
Complex load
Matching network Figure 7 . The circuit of the designed dual-frequency impedance transformers (Case B). examples. Big matching bandwidths are observed around the two frequencies of each example.
Design Examples for Case C
z l (f 1 ) is within the 1 + jx circle when f 1 is below 1.35 GHz while z l (f 2 ) is within 1 + jb circle when f 2 is within 1.7 ∼ 2.6 GHz,as can be observed in Fig. 4(b) .
As an example, if we have f 1 = 1 GHz and f 2 = 2 GHz, we can list the normalized input impedances and admittances at the two frequencies as below:
As can be seen in the Smith chart of Fig. 9 , the load impedances at f 1 and f 2 are located at L 1 and L 2 which are respectively within 1 + jx circle and 1 + jb circle. The first step is to convert case C to case A, making the impedances at the two frequencies to be outside of the 1 + jx circle. A shunt susceptance jb p1 should be parallel connected to the load for this purpose and according to (5) we have:
.2458 or 0.6092. We choose b p1 (f 1 ) = −1.2458 so that the jb p1 block can be realized using a parallel circuit of C p1 and L p1 , which resonates on f 2 . We have two equations:
By solving the simultaneous equations we get:
C p1 = 1.3218 pF and L p1 = 4.7907 nH Then we get the input impedance and admittances of z l :
The position of z l (f 1 ) is L 1 which is on the vertical axe. z l (f 2 ) is still at the former position L 2 .
3.3.2.
In the second step z l is connected with a serial block jx s and we get input impedance z A which is on 1+jb circle at both the two frequencies. According to Equation (1) 
3.3.3.
Step 3:
As a final step, a parallel jb p block is used to compensate the imaginary parts of y A (f 1 ) and y A (f 2 ), we have:
we use a three-element circuit containing C e , C s1 and L s1 , as shown in Fig. 10 to realize the susceptance. If the serial circuit of C s1 and L s1 has a susceptance of jB p , we have
So:
For convenience, we choose:
And then we get the values of C s1 and L s1 as below: C s1 = 0.8013 pF and L s1 = 12.645 nH From Fig. 9 we can see the matching paths for the two frequencies are: Table 3 three designs including the given example. They have the same circuit topology as Fig. 10 but work on different frequencies. Fig. 11 compares the S 11 plots of the three designs and the matching bandwidths are relatively big. The biggest frequency ratio of the three designs is five. As the frequency ratio (f 2 /f 1 ) is bigger, C p1 becomes smaller and L p1 becomes bigger, meaning the circuits are becoming unrealizable. Figure 9 . Dual-frequency impedance matching paths for a frequencydependent complex load (Case C).
Discussions
The three types of design examples have demonstrated that the proposed topologies are able to achieve dual-frequency impedance matching for a variety of passive loads. The possible ratio between the matching frequencies can be big enough, ensuring enough matching bandwidths. The synthesized circuits have suitable element values that can be realized without heavy nonlinearity in microwave frequency ranges. We should note that different dual-frequency values of the jb p and jx s will incur different selection of lumped circuit blocks, thus having effect on the matching performances. Also, it can be understand that a load with smoothly-varying impedance will have bigger matching bandwidths than those with heavy fluctuations in impedances. These topologies will be suitable except the synthesized circuits have elements with unrealizable values, which happens when the load impedances or the frequency ratios (f 2 /f 1 ) become extreme. Table 3 . Design data of dual-frequency impedance transformers (Case C). Figure 11 . S 11 plots of designed dual-frequency impedance transformers (Case C).
CONCLUSIONS
Three types of circuit topologies are proposed for dual-frequency impedance matching for arbitrary frequency-dependent complex loads by extending the impedance matching concepts of L-type networks. Impedance matching processes are described on Smith chart with design formula deduced. For realizing the needed dual-frequency susceptances and reactances, different lumped circuit blocks are adopted. A variety of design examples are given and compared validating the feasibility of the method. Big frequency ratios and bandwidths are achieved. These dual-frequency transformers use limited number of lumped elements and will afford much compacter dimension compared to other distributive alternatives.
24. Fukuda, A., H. Okazaki, and S. Narahashi, "Novel multi-band matching scheme for highly efficient power amplifier, 
